Ultrasound array transmitter architecture with high timing resolution using embedded phase-locked loops
نویسندگان
چکیده
منابع مشابه
Pitch estimation using phase locked loops
In this paper we present a new method for pitch estimation using a system based on phase-locked-loop devices. Three main blocks define our system. The aim of the first one is to make an harmonic decomposition of the speech signal. This stage is implemented using a band-pass filter bank and phase-lockedloops cascaded to the output of each filter. A second block enhances the harmonic correspondin...
متن کاملPhase - Locked Loops Demystified
Over the past decade, Phase-Locked Loops (PLLs) have become an integral part of the modern ASIC design. PLLs provide the clocks that sequence the operation of the various blocks on an ASIC chip as well as synthesize their communications. There are various types of PLLs targeting specific applications. Clock generator PLLs are capable of large frequency multiplication. They are primarily used to...
متن کاملAn improved Architecture for High-phase Resolution Phased Array Transmitters
—The paper introduces a frequency independent phase shifting technique suitable for RADAR, satellite and wireless telecommunications applications. The proposed phased array transmitter achieves a high degree of precision along with an arbitrary small phase step value. The theory governing the design of the phase shifter is thoroughly discussed and three prototypes operating in different bands r...
متن کاملDesign Of High Frequency Digital Phase Locked Loops
This paper considers the stability of high order Charge Pump Phase Lock Loop (CP-PLL), proposing a novel means of identifying stable regions for such systems. Traditional design techniques are inefficient for high frequency, high order CPPLL systems. This paper proposes an accurate and efficient means of identifying stable regions for 2 and 3 order high frequency (> 1GHz) CP-PLL. Using exact no...
متن کاملPhase - Locked Loops for High - Frequency Receivers and Transmitters – Part
In this second part, we will focus on a detailed examination of two critical specifications associated with PLLs: phase noise and reference spurs. What causes them and how can they be minimized? The discussion will include measurement techniques and the effect of these errors on system performance. We will also consider output leakage current, with an example showing its significance in openloo...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Ultrasonics, Ferroelectrics and Frequency Control
سال: 2012
ISSN: 0885-3010
DOI: 10.1109/tuffc.2012.2154